HYBRID FULL SUBTRACTOR CIRCUIT USING FULL SWING XOR-XNOR CELL
نویسندگان
چکیده
منابع مشابه
A New Design of Full Adder based on XNOR-XOR Circuit
This paper presents pre-layout simulations of a proposed 8T full adder design using a proposed 3T XNOR gate cell. The proposed design remarkably reduces power consumption hence power-delay product (PDP) over various input voltages and frequencies. It also improves temperature sustainability as compared to the existing 8T full adder. This proves to be a viable option for low power and energy eff...
متن کاملArray Multiplier Using Xnor- Xor Cell
The multipliers are the key structure for designing high performance digital systems. Design considerations of multiplier include high speed, less power consumption, less PDP (power-delay product) and regularity of layout. These design parameters make it suitable for various compact low power VLSI implementations. This paper presents an application of the proposed XNOR-XOR cell for a 2x2 array ...
متن کاملRealization of Reversilbe Full Adder & Reversible Full Subtractor using RPLA
Reversible logic gates are very much in demand for the future computing technologies as they are known to produce Zero power dissipation.. Reversible logic circuits are of interests to power minimization having applications in low power CMOS design, optical information processing, DNA computing, bioinformatics, quantum computing and nanotechnology. In recent years, reversible logic has emerged ...
متن کاملA new design 6T Full Adder Circuit using Novel 2T XNOR Gates
Exclusive-NOR (XNOR) gates are important in digital circuits. This paper proposes the novel design of 2T XNOR gate using pass transistor logic. The proposed circuit utilizes the least number of transistors and no complementary input signal is used. The design has been compared with earlier designed XNOR gates and a significant improvement in silicon area and power-delay product has been obtaine...
متن کاملA New design of 1-bit full adder based on XOR-XNOR gate
In this paper propose a new high performance 1 bit full adder cell using XOR/XNOR gate design style as well as lower power consumption. Simulation results illustrate the superiority of the resulting proposed adder against conventional 1-bit full-adder in terms of power consumption improvement performance (98% of 10T, 47% of 14T & 16T), propagation delay and PDP. We have performed simulations us...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Scientific Technologies in Engineering and Management Sciences
سال: 2021
ISSN: 2454-356X
DOI: 10.22413/ijastems/2020/v7/i3/1